SATISFYING MEMORY ORDERING REQUIREMENTS BETWEEN PARTIAL WRITES AND NON-SNOOP ACCESSES
A method and apparatus for preserving memory ordering in a cache coherent link based interconnect in light of partial and non-coherent memory accesses is herein described. In one embodiment, when a conflict associated with a partial memory access, such as a partial write, is detected, a write-back p...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
07.01.2010
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A method and apparatus for preserving memory ordering in a cache coherent link based interconnect in light of partial and non-coherent memory accesses is herein described. In one embodiment, when a conflict associated with a partial memory access, such as a partial write, is detected, a write-back phase is inserted at the conflict phase to write-back the partial data to a home agent. Examples messages to initiate a write-back phase at a conflict phase include: an Acknowledge Conflict Write-back message to acknowledge a conflict and provide a write-back marker at the beginning of the conflict phase, a write-back marker message before the conflict phase, a write-back marker message within the conflict phase, a write-back marker message after the conflict phase, and a postable message after the conflict phase. |
---|---|
AbstractList | A method and apparatus for preserving memory ordering in a cache coherent link based interconnect in light of partial and non-coherent memory accesses is herein described. In one embodiment, when a conflict associated with a partial memory access, such as a partial write, is detected, a write-back phase is inserted at the conflict phase to write-back the partial data to a home agent. Examples messages to initiate a write-back phase at a conflict phase include: an Acknowledge Conflict Write-back message to acknowledge a conflict and provide a write-back marker at the beginning of the conflict phase, a write-back marker message before the conflict phase, a write-back marker message within the conflict phase, a write-back marker message after the conflict phase, and a postable message after the conflict phase. |
Author | CHOU CHING-TSUN BEERS ROBERT H SAFRANEK ROBERT J |
Author_xml | – fullname: SAFRANEK ROBERT J – fullname: BEERS ROBERT H – fullname: CHOU CHING-TSUN |
BookMark | eNqNys8KgkAQgPE91KF_7zDQWVgtH2DTsRZyVmdWxJNIbKdQwd6fCHqATh8_-LZqNU5j2KhGjLdSdJauUGLpuAPHOfLXjHVjGUskL3BB3yISVIa9NXdo2XoUMJQDOYqEnKvAZBmKoOzV-jm8lnD4daeOBfrsFoV56sMyD48whnffSKJjrXWanFMTn_67Pq8mM4U |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | US2010005245A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2010005245A13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 12:00:16 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2010005245A13 |
Notes | Application Number: US20080168606 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100107&DB=EPODOC&CC=US&NR=2010005245A1 |
ParticipantIDs | epo_espacenet_US2010005245A1 |
PublicationCentury | 2000 |
PublicationDate | 20100107 |
PublicationDateYYYYMMDD | 2010-01-07 |
PublicationDate_xml | – month: 01 year: 2010 text: 20100107 day: 07 |
PublicationDecade | 2010 |
PublicationYear | 2010 |
Score | 2.7485683 |
Snippet | A method and apparatus for preserving memory ordering in a cache coherent link based interconnect in light of partial and non-coherent memory accesses is... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
Title | SATISFYING MEMORY ORDERING REQUIREMENTS BETWEEN PARTIAL WRITES AND NON-SNOOP ACCESSES |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100107&DB=EPODOC&locale=&CC=US&NR=2010005245A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5Kfd60Kj6qLCi5BfNsyKFImmxsxCYxD9ueSh4rCJIWG_HvO9m26qnXXRhmd5mZ_XZmvgW4Y6VcZHKpisxU3kSNZUzMpVwRe3pmFszgnOBNtYXfG6ba00SftOBj0wvDeUK_OTkiWlSB9l5zf734e8RyeG3l8j5_x6H5g5v0HWGNjhtCIckQnEGfhoET2IJt99NY8KPVnKQrmm4hVtppdGiY9unroOlLWfwPKu4R7IYor6qPocWqDhzYm7_XOrA_Wqe8O7DHazSLJQ6u7XB5AmlsJV7sTj3_kYzoKIimBMEcp4ciEX1JvYiT9MdkQJMxpT4J8d7qWc9kHKGrionlO8RvnKkfBCGxbBuPgcancOvSxB6KqOnsd2Nmafx_WeoZtKt5xc6BaLLBVLPoFbKGiKTE0zDMTMZobmqlqWTqBXS3SbrcPn0Fh6scuixKRhfa9ecXu8bQXOc3fEd_AHW3ilE |
link.rule.ids | 230,309,786,891,25594,76906 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD4Mb_NNp-JlakDpW7HXlT4M6drUVde09uK2p9FLBEG24Sr-fdNs0z3tNQdCcsK5fMk5XwDuaSkXmVyqIjWVd1GjGRVzKVfEjp6ZBTU4J3hdbUE6_VR7HumjBnyue2E4T-gPJ0dkFlUwe6-4v57_X2I5vLZy8ZB_sKHZo5t0HWGFjmtCIckQnF4Xh4ET2IJtd9NYINFSJumKplsMK-0aNT9vnTy99eq-lPlmUHGPYC9k802rY2jQaQua9vrvtRYc-Ksn7xbs8xrNYsEGV3a4OIE0thIvdsceeUI-9oNojBiY4_RQKMKvqRdxkv4Y9XAyxJigkOWtnjVAw4i5qhhZxEGkdqYkCEJk2TY7Bhyfwp2LE7svspVO_hQzSePNbalnsDOdTek5IE02qGoWnULWGCIp2WkYZiazaG5qpalk6gW0t810uV18C81-4g8mA4-8XMHh8j1dFiWjDTvV1ze9ZmG6ym-4dn8BFzONPg |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SATISFYING+MEMORY+ORDERING+REQUIREMENTS+BETWEEN+PARTIAL+WRITES+AND+NON-SNOOP+ACCESSES&rft.inventor=SAFRANEK+ROBERT+J&rft.inventor=BEERS+ROBERT+H&rft.inventor=CHOU+CHING-TSUN&rft.date=2010-01-07&rft.externalDBID=A1&rft.externalDocID=US2010005245A1 |