Method for accelerating the RC extraction in integrated circuit designs

The present invention provides a system and method for accelerating the resistance and capacitance (RC) extraction process by performing parallel and distributed processing. The method includes the dividing of a given integrated circuit (IC) design into a limited number of non-overlapping tile block...

Full description

Saved in:
Bibliographic Details
Main Authors HEMBRUCH MATTIAS, FOTAKIS DIMITRIS K, SCOTT BILL
Format Patent
LanguageEnglish
Published 30.08.2007
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:The present invention provides a system and method for accelerating the resistance and capacitance (RC) extraction process by performing parallel and distributed processing. The method includes the dividing of a given integrated circuit (IC) design into a limited number of non-overlapping tile blocks, distributing tile blocks to standard RC extraction tools, and processing all tiles in parallel by these tools. A tile block includes all information for performing accurate RC extraction. Thereafter, resulting parasitic RC information is assembled to form a complete parasitic RC model for the entire IC.
Bibliography:Application Number: US20060500727