Bit-wise operation followed by byte-wise permutation for implementing DSP data manipulation instructions

A digital signal processor having a generalized byte-wise data movement permute facility configurable at the microarchitectural level to execute a variety of ISA-level byte-wise data manipulation instructions. A bit-wise data manipulation facility is also provided. By combining the two, the bit-wise...

Full description

Saved in:
Bibliographic Details
Main Author THORNTON GREGORY M
Format Patent
LanguageEnglish
Published 10.05.2007
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A digital signal processor having a generalized byte-wise data movement permute facility configurable at the microarchitectural level to execute a variety of ISA-level byte-wise data manipulation instructions. A bit-wise data manipulation facility is also provided. By combining the two, the bit-wise facility can be greatly simplified without sacrificing ISA-level functionality of bit-wise data manipulation instructions.
Bibliography:Application Number: US20050270213