Method for efficient annealing of plated semiconductor package leads
A method for completing an assembled semiconductor device, which has metallic leads for connection to external parts. The method comprises the step ( 202 ) of encapsulating the assembled device with a polymeric precursor so that at least portions of the leads remain un-encapsulated. Without signific...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
24.08.2006
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A method for completing an assembled semiconductor device, which has metallic leads for connection to external parts. The method comprises the step ( 202 ) of encapsulating the assembled device with a polymeric precursor so that at least portions of the leads remain un-encapsulated. Without significant delay, these un-encapsulated lead portions are plated ( 203 ) with at least one metal layer suitable for connection to external parts; the plating step has no noticeable impact on the uncured mold compound. The encapsulated and plated device is then submitted ( 204 ) to a sequence of elevated temperatures for specified periods of time so that concurrently the precursor is polymerized and the at least one metal layer is annealed. |
---|---|
AbstractList | A method for completing an assembled semiconductor device, which has metallic leads for connection to external parts. The method comprises the step ( 202 ) of encapsulating the assembled device with a polymeric precursor so that at least portions of the leads remain un-encapsulated. Without significant delay, these un-encapsulated lead portions are plated ( 203 ) with at least one metal layer suitable for connection to external parts; the plating step has no noticeable impact on the uncured mold compound. The encapsulated and plated device is then submitted ( 204 ) to a sequence of elevated temperatures for specified periods of time so that concurrently the precursor is polymerized and the at least one metal layer is annealed. |
Author | ZUNIGA-ORTIZ EDGAR R KODURI SREENIVASAN K |
Author_xml | – fullname: ZUNIGA-ORTIZ EDGAR R – fullname: KODURI SREENIVASAN K |
BookMark | eNqNyrsKAjEQBdAUWvj6hwFrYXcFcUvxgY2VWi9DcrMG40ww8f_dwg-wOs2ZmpGoYGIOF5SHOvL6JngfbIAUYhFwDNKTekqRCxxlvIJVcR9bhpvYPrkHRbDLczP2HDMWP2dmeTre9ucVknbIw4WgdPdrU1WbettWTbur1_-tL6FBNYw |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US2006189029A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US2006189029A13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 13:58:27 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US2006189029A13 |
Notes | Application Number: US20050065689 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060824&DB=EPODOC&CC=US&NR=2006189029A1 |
ParticipantIDs | epo_espacenet_US2006189029A1 |
PublicationCentury | 2000 |
PublicationDate | 20060824 |
PublicationDateYYYYMMDD | 2006-08-24 |
PublicationDate_xml | – month: 08 year: 2006 text: 20060824 day: 24 |
PublicationDecade | 2000 |
PublicationYear | 2006 |
Score | 2.6572752 |
Snippet | A method for completing an assembled semiconductor device, which has metallic leads for connection to external parts. The method comprises the step ( 202 ) of... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | Method for efficient annealing of plated semiconductor package leads |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060824&DB=EPODOC&locale=&CC=US&NR=2006189029A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp-LHlIDStyJZs7Z7KOL6wRC6DbfK3kbSpSCWttiK_76XuM097a00zZFLc3e5S-53AI9UqGACTU1XoIuCHoNl4rpJzV7KmLB5L3N0mc54bI8S9rroL1qQb3JhNE7ojwZHRIlKUd4bra-r_yBWoO9W1k_iA1-Vz9HcC4ytd4wWjRnB0Aunk2DiG77vJTNj_KbbqDpTG7ygr3SgNtIKaT98H6q8lGrXqESncDhFekVzBi1ZdODY39Re68BRvD7yxse19NXnEMS63DPBfSaRGvoBexOOmpKrpHJSZqTKkeSK1OrKe1koLFf8Fjn8RLVBcvyf9QU8ROHcH5k4nOWW-2Uy2x27dQntoizkFRCbc6HQbgb9FWXCsrkjLYr2PWPUcZkrr6G7j9LN_uZbOPmLNqAgsS60m69veYf2txH3etp-AbvQiC8 |
link.rule.ids | 230,309,786,891,25594,76904 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT4MwEL8s0zjfdGr8mNpEwxsxjA7YAzGOj6AOtjgwe1sog8RIgAjGf99r3eae9kYoXFrau-N37f0O4F5hPJigJLLBEKIgYlBlXDeJ3E8oZVrcz3RRptMPNC-iL_PBvAX5OhdG8IT-CHJE1KgE9b0R9rr6D2LZ4mxl_cA-8Fb56IamLW3QMXo0Ktkj05lO7IklWZYZzaTgTbQpfE9t-IRYaU9HUMiZ9p33Ec9LqbadinsE-1OUVzTH0EqLLnSsde21Lhz4qy1vvFxpX30Cti_KPRP8zySpoH7At0mMljLmSeWkzEiVo8glqfmR97LgXK74LI7wE80GyXE-61O4c53Q8mTszmIz-kU02-67egbtoizScyBaHDPOdjMcLBXKVC3WU1VB_55RRTeokV5Ab5eky93Nt9DxQn-8GD8Hr1dw-Bd5QKWiPWg3X9_pNfriht2IT_gLQEuLGg |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Method+for+efficient+annealing+of+plated+semiconductor+package+leads&rft.inventor=ZUNIGA-ORTIZ+EDGAR+R&rft.inventor=KODURI+SREENIVASAN+K&rft.date=2006-08-24&rft.externalDBID=A1&rft.externalDocID=US2006189029A1 |