Comparator switching apparatus and method

An operation switching circuit switches over two comparators, which receives communication data, in accordance with a normal mode and a standby mode of a microcomputer. A delay circuit delays a mode switching signal. The mode switching signal and the delayed signal are combined by an OR gate and an...

Full description

Saved in:
Bibliographic Details
Main Authors KITAGAWA MASAHIRO, OBATA HIROYUKI, TAKEUCHI KATSUHITO
Format Patent
LanguageEnglish
Published 08.06.2006
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:An operation switching circuit switches over two comparators, which receives communication data, in accordance with a normal mode and a standby mode of a microcomputer. A delay circuit delays a mode switching signal. The mode switching signal and the delayed signal are combined by an OR gate and an AND gate to two comparator control signals, which have different high level periods. The comparators are driven by the comparator control signals, while a multiplexer is driven by the delayed signal. When one comparator is switched from the inoperative state to the operative state, the other comparator is continued to be held operative for the delay period before being switched to the inoperative state.
Bibliography:Application Number: US20050239083