Circuit and method for reducing jitter in a PLL of high speed serial links

Aspects for reducing jitter in a PLL of a high speed serial link are described. The aspects include examining at least one parameter related to performance of a voltage controlled oscillator (VCO) in the PLL, and controlling adjustment of a supply voltage to the VCO based on the examining. A regulat...

Full description

Saved in:
Bibliographic Details
Main Authors RASMUS TODD M, GARVIN STACY J, NORMAN VERNON R, CRANFORD HAYDEN C
Format Patent
LanguageEnglish
Published 14.04.2005
Edition7
Subjects
AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
Online AccessGet full text

Cover

More Information
Summary:Aspects for reducing jitter in a PLL of a high speed serial link are described. The aspects include examining at least one parameter related to performance of a voltage controlled oscillator (VCO) in the PLL, and controlling adjustment of a supply voltage to the VCO based on the examining. A regulator control circuit performs the examining and controlling.
Bibliography:Application Number: US20030685022