High voltage interface module

The present invention provides a voltage conditioning interface module to condition an electrical signal locally. This module receives the unsafe electrical signal at an input port. This input port is electrically coupled to an external sampling point on an electrical circuit or system under test. A...

Full description

Saved in:
Bibliographic Details
Main Authors LINDLEY RONNIE J, WARD TODD D
Format Patent
LanguageEnglish
Published 17.03.2005
Edition7
Subjects
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
Online AccessGet full text

Cover

More Information
Summary:The present invention provides a voltage conditioning interface module to condition an electrical signal locally. This module receives the unsafe electrical signal at an input port. This input port is electrically coupled to an external sampling point on an electrical circuit or system under test. A conditioning circuit having both a voltage reducing circuit and a voltage limiting circuit provides a reduced voltage. The voltage limiting circuit is in parallel with the output terminals that output the reduced voltage. This arrangement ensures that when a circuit element within the voltage reducing circuit fails, an unsafe condition does not exist across these terminals.
Bibliography:Application Number: US20030659890