Automatic clock gating insertion in an IC design
A computer implemented method is provided for deriving gated clock circuitry in an integrated circuit design comprising: identifying sequential elements and associated feedback loops in the design in the design; for one or more identified sequential elements associated feedback loop, producing a fee...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
11.11.2004
|
Edition | 7 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Be the first to leave a comment!