Method and apparatus for an energy efficient operation of multiple processors in a memory

A method of operating a digital computer includes the steps of addressing a memory, reading a row of data from the memory, providing the same computational instruction simultaneously to each processor element of a plurality of processor elements, where each of the processor elements is selectively c...

Full description

Saved in:
Bibliographic Details
Main Authors SNELGROVE W. MARTIN, ELLIOTT DUNCAN G
Format Patent
LanguageEnglish
Published 16.10.2003
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A method of operating a digital computer includes the steps of addressing a memory, reading a row of data from the memory, providing the same computational instruction simultaneously to each processor element of a plurality of processor elements, where each of the processor elements is selectively coupled to a corresponding bit position of the memory row of data, performing the same computational operation on a selected plurality of data bits in parallel, and writing the result into the memory at the same row as the data was read from.
Bibliography:Application Number: US20030429690