Method and apparatus for clock and power control in wireless systems

A digital baseband processor is provided which receives a system clock generated by a system oscillator and generates a plurality of clock signals from the system clock. The digital baseband processor includes a digital signal processor for executing digital signal processor instructions, a microcon...

Full description

Saved in:
Bibliographic Details
Main Authors SOERENSEN JOERN, ALLEN MICHAEL S, ANAND HITESH
Format Patent
LanguageEnglish
Published 03.07.2003
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A digital baseband processor is provided which receives a system clock generated by a system oscillator and generates a plurality of clock signals from the system clock. The digital baseband processor includes a digital signal processor for executing digital signal processor instructions, a microcontroller for executing microcontroller instructions, and other modules which may require one of the plurality of clock signals for operation. The digital baseband processor also includes a power management circuit which may power down the system oscillator when modules such as the digital signal processor and microcontroller do not require clock signals derived from the system oscillator. The power management circuit may gate off clock signals to modules when those modules do not require clock signals, without powering down the system oscillator.
Bibliography:Application Number: US20020230534