Isolation technology for submicron semiconductor devices

A process for making a semiconductor structure, includes forming a second dielectric layer on exposed regions of an intermediate structure. The intermediate structure includes: a semiconductor substrate having the regions, a first dielectric layer on at least a first portion of the semiconductor sub...

Full description

Saved in:
Bibliographic Details
Main Authors AHN YONGCHUL, WONG KAICHIU
Format Patent
LanguageEnglish
Published 13.02.2003
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A process for making a semiconductor structure, includes forming a second dielectric layer on exposed regions of an intermediate structure. The intermediate structure includes: a semiconductor substrate having the regions, a first dielectric layer on at least a first portion of the semiconductor substrate, an etch-stop layer on at least a second portion of the first dielectric layer, and spacers on at least a third portion of said semiconductor substrate. The spacers are adjacent edges of the etch-stop layer and adjacent the exposed regions.
Bibliography:Application Number: US20000505737