Fabrication method for semiconductor integrated circuit devices and semiconductor integrated circuit device

To improve a shape of a gate electrode having SiGe, after patterning a gate electrode 15G having an SiGe layer 15b by a dry etching process, a plasma processing (postprocessing) is carried out in an atmosphere of an Ar/CHF3 gas. Thereby, the gate electrode 15G can be formed without causing side etch...

Full description

Saved in:
Bibliographic Details
Main Authors YAMAZAKI KAZUO, TADOKORO MASAHIRO, KUSAKARI KOUSUKE, KUNIYOSHI SHINJI, IKEDA TAKENOBU
Format Patent
LanguageEnglish
Published 07.02.2002
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:To improve a shape of a gate electrode having SiGe, after patterning a gate electrode 15G having an SiGe layer 15b by a dry etching process, a plasma processing (postprocessing) is carried out in an atmosphere of an Ar/CHF3 gas. Thereby, the gate electrode 15G can be formed without causing side etching at two side faces (SiGe layer 15b) of the gate electrode 15G.
Bibliography:Application Number: US20010810577