Systems and methods of correcting errors in unmatched memory devices

• Main Authors: Lee, Jang Woo, Rajendra, Srinivas, Pai, Anil, Ramachandra, Venkatesh Prasad
• Format: Patent
• Language: English
• Published: 24.09.2024
• Subjects: INFORMATION STORAGE; PHYSICS; STATIC STORES

Systems and methods are provided for correcting errors in unmatched memory devices. Various embodiments herein train a memory interface to determine a duty cycle timing for a clock signal in a data window formed by a data signal in a memory cell. The duty cycle timing identifies an initial trained timing in the data window at which a setup portion and a hold portion of the data window are approximately equal in length when the trigger signal is received at the initial trained timing. The embodiments herein also identify an event that shifts the duty cycle timing away from the initial trained timing, and triggers a retraining of the memory interface based on a determination that at least one of two points defined about the initial trained timing fails a two-point sampling.