Automation methods for 3D integrated circuits and devices

A method of designing a 3D Integrated Circuit including: partitioning at least one design into at least two levels, a first level and a second level; levels connection pads between the first level and the second level; providing placement data of the second level; performing a placement of the first...

Full description

Saved in:
Bibliographic Details
Main Authors Or-Bach, Zvi, Wurman, Zeev
Format Patent
LanguageEnglish
Published 17.09.2024
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

More Information
Summary:A method of designing a 3D Integrated Circuit including: partitioning at least one design into at least two levels, a first level and a second level; levels connection pads between the first level and the second level; providing placement data of the second level; performing a placement of the first level using a placer executed by a computer, where the placement of the first level is based on the placement of the levels connection pads, where the placer is part of a Computer Aided Design (CAD) tool, where the first level includes first routing layers; performing a routing of the first level by routing layers using a router executed by a computer, where the router is a part of the CAD tool or a part of another CAD tool, where at least one metal routing layer is in-between the first level first transistors and the second level second transistors.
Bibliography:Application Number: US202318208647