Semiconductor device and method of fabricating the same

A method includes forming a gate stack over a substrate and a gate spacer on a sidewall of the gate stack; forming a source/drain region in the substrate and adjacent to the gate spacer; forming a first interlayer dielectric layer over the source/drain region; forming a protective layer over the gat...

Full description

Saved in:
Bibliographic Details
Main Authors Lin, Yu-Ming, Lien, Wai-Yi, You, Jia-Chuan, Chang, Chia-Hao
Format Patent
LanguageEnglish
Published 06.08.2024
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A method includes forming a gate stack over a substrate and a gate spacer on a sidewall of the gate stack; forming a source/drain region in the substrate and adjacent to the gate spacer; forming a first interlayer dielectric layer over the source/drain region; forming a protective layer over the gate stack and in contact with a top surface of the gate spacer; removing the first interlayer dielectric layer after forming the protective layer; forming an etch stop layer over the protective layer; forming a second interlayer dielectric layer over the etch stop layer; etching the second interlayer dielectric layer and the etch stop layer to form an opening that exposes a top surface of the protective layer; and forming a contact plug in the opening.
Bibliography:Application Number: US202217830994