Non-planar transistor devices and methods of manufacturing thereof

A method for making a semiconductor device includes forming a fin structure that extends along a first direction and comprises a plurality of sacrificial layers and a plurality of channel layers alternately stacked on top of one another. The method includes forming a dummy gate structure, over the f...

Full description

Saved in:
Bibliographic Details
Main Authors Lin, Chih-Han, Lin, Shih-Yao, Lee, Hsiao Wen
Format Patent
LanguageEnglish
Published 30.07.2024
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A method for making a semiconductor device includes forming a fin structure that extends along a first direction and comprises a plurality of sacrificial layers and a plurality of channel layers alternately stacked on top of one another. The method includes forming a dummy gate structure, over the fin structure, that extends along a second direction perpendicular to the first direction. The method includes forming a gate spacer extending along respective upper sidewall portions of the dummy gate structure, thereby defining a first distance between a bottom surface of the gate spacer and a top surface of a topmost one of the plurality of channel layers. The first distance is either zero or similar to a second distance that separates neighboring ones of the plurality of channel layers.
AbstractList A method for making a semiconductor device includes forming a fin structure that extends along a first direction and comprises a plurality of sacrificial layers and a plurality of channel layers alternately stacked on top of one another. The method includes forming a dummy gate structure, over the fin structure, that extends along a second direction perpendicular to the first direction. The method includes forming a gate spacer extending along respective upper sidewall portions of the dummy gate structure, thereby defining a first distance between a bottom surface of the gate spacer and a top surface of a topmost one of the plurality of channel layers. The first distance is either zero or similar to a second distance that separates neighboring ones of the plurality of channel layers.
Author Lin, Chih-Han
Lin, Shih-Yao
Lee, Hsiao Wen
Author_xml – fullname: Lin, Chih-Han
– fullname: Lin, Shih-Yao
– fullname: Lee, Hsiao Wen
BookMark eNqNyjsOwjAMANAMMPC7gzlAJdoKsReBmFiAubISh0Zq7Sh2OT8LB2B6y1u7BQvTynV34SqPyFjACrImNSkQ6JM8KSAHmMgGCQoSYUKeI3qbS-I32ECFJG7dMuKotPu5cfvr5Xm-VZSlJ83oicn616NuDsf61LZd0_5zvoktNFY
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US12051733B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US12051733B23
IEDL.DBID EVB
IngestDate Fri Aug 16 05:48:00 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US12051733B23
Notes Application Number: US202117461039
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240730&DB=EPODOC&CC=US&NR=12051733B2
ParticipantIDs epo_espacenet_US12051733B2
PublicationCentury 2000
PublicationDate 20240730
PublicationDateYYYYMMDD 2024-07-30
PublicationDate_xml – month: 07
  year: 2024
  text: 20240730
  day: 30
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies Taiwan Semiconductor Manufacturing Company, Ltd
RelatedCompanies_xml – name: Taiwan Semiconductor Manufacturing Company, Ltd
Score 3.5623803
Snippet A method for making a semiconductor device includes forming a fin structure that extends along a first direction and comprises a plurality of sacrificial...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Non-planar transistor devices and methods of manufacturing thereof
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240730&DB=EPODOC&locale=&CC=US&NR=12051733B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1dS8MwFL2MKeqbTkXnBxGkb8W2qV19KELblSGsG26VvY1-JKBoWtYO_743sXO-6FtIICSBk3tuknMCcMsoH7iFfCVuWQPdTo0H3c1poZsOR7rOKctNKRQex84osZ8W94sOvG20MMon9FOZIyKicsR7o_branuIFaq3lfVd9opV5WM090KtzY5lekINLfS94XQSTgItCLxkpsXPnmlJMypKfdyudySNlj77wxdfqlKq3yElOoTdKfYmmiPoMNGD_WDz81oP9sbthTcWW-zVx-DHpdCr91SkK9LICKMMPkjBFNZJKgry_R10TUpOPlKxlqIFpUIkkuWxkp_ATTScByMdB7P8mfkymW3HTU-hK0rBzoCk0gbdsTnmRpmdIUNADmPkDjet3EVQ8XPo_91P_7_GCziQq6gOL41L6DarNbvCqNtk12q5vgDJbIZ0
link.rule.ids 230,309,786,891,25594,76904
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD6MKc43nYrOWwTpW7FtalcfitB2o-rWDbfJ3kYvCSiajq3Dv-9J7Jwv-hYSCCeBL-eSfF8ArhnlbTeXr8Qtq63biXGnuxnNddPhGK5zyjJTEoX7sRNN7Mfp7bQGb2sujNIJ_VTiiIioDPFeqvN6vilihept5fImfcWu4r479kKtyo5lekINLfS9znAQDgItCLzJSIufPdOSYlSU-nhcb7UxJZQ6-50XX7JS5r9dSncPtoc4myj3ocZEExrB-ue1Juz0qwtvbFbYWx6AHxdCn78nIlmQUnoYJfBBcqawThKRk-_voJek4OQjEStJWlAsRCKjPFbwQ7jqdsZBpKMxs5-Vzyajjd30COqiEOwYSCJl0B2bY26U2ilGCBjDGJnDTStzEVT8BFp_z9P6b_ASGtG435v1HuKnU9iVO6oKmcYZ1MvFip2jBy7TC7V1XzlLiV8
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Non-planar+transistor+devices+and+methods+of+manufacturing+thereof&rft.inventor=Lin%2C+Chih-Han&rft.inventor=Lin%2C+Shih-Yao&rft.inventor=Lee%2C+Hsiao+Wen&rft.date=2024-07-30&rft.externalDBID=B2&rft.externalDocID=US12051733B2