Semiconductor devices including through-silicon-vias and methods of manufacturing the same and semiconductor packages including the semiconductor devices

A method of manufacturing a semiconductor device is provided. The method includes forming a preliminary via structure through a portion of a substrate; partially removing the substrate to expose a portion of the preliminary via structure; forming a protection layer structure on the substrate to cove...

Full description

Saved in:
Bibliographic Details
Main Authors Fujisaki, Atsushi, Moon, Kwang-Jin, Park, Byung-Lyul, An, Jin-Ho, Choi, Ju-Il
Format Patent
LanguageEnglish
Published 18.06.2024
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A method of manufacturing a semiconductor device is provided. The method includes forming a preliminary via structure through a portion of a substrate; partially removing the substrate to expose a portion of the preliminary via structure; forming a protection layer structure on the substrate to cover the portion of the preliminary via structure that is exposed; partially etching the protection layer structure to form a protection layer pattern structure and to partially expose the preliminary via structure; wet etching the preliminary via structure to form a via structure; and forming a pad structure on the via structure to have a flat top surface.
AbstractList A method of manufacturing a semiconductor device is provided. The method includes forming a preliminary via structure through a portion of a substrate; partially removing the substrate to expose a portion of the preliminary via structure; forming a protection layer structure on the substrate to cover the portion of the preliminary via structure that is exposed; partially etching the protection layer structure to form a protection layer pattern structure and to partially expose the preliminary via structure; wet etching the preliminary via structure to form a via structure; and forming a pad structure on the via structure to have a flat top surface.
Author Park, Byung-Lyul
Fujisaki, Atsushi
Choi, Ju-Il
Moon, Kwang-Jin
An, Jin-Ho
Author_xml – fullname: Fujisaki, Atsushi
– fullname: Moon, Kwang-Jin
– fullname: Park, Byung-Lyul
– fullname: An, Jin-Ho
– fullname: Choi, Ju-Il
BookMark eNqNzj0OwjAMhuEMMPB3B3OASrQgIVYQiL0wIytx24jGqeqkd-G2_HWhE5OXx6--qRqxZ5qoR07Oas8m6uBbMNRZTQKWdR2N5RJC1fpYVonY-u2SzqIAsgFHofJGwBfgkGOBOsT2-0Eg6Oij5CffoL5jOejTAPUb5mpcYC206O9MLU_Hy-GcUONvJK8UMYXbNU-zVbrZbbN9tv7HPAFf3lYM
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US12014972B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US12014972B23
IEDL.DBID EVB
IngestDate Fri Jul 19 12:47:53 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US12014972B23
Notes Application Number: US202117403154
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240618&DB=EPODOC&CC=US&NR=12014972B2
ParticipantIDs epo_espacenet_US12014972B2
PublicationCentury 2000
PublicationDate 20240618
PublicationDateYYYYMMDD 2024-06-18
PublicationDate_xml – month: 06
  year: 2024
  text: 20240618
  day: 18
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies SAMSUNG ELECTRONICS CO., LTD
RelatedCompanies_xml – name: SAMSUNG ELECTRONICS CO., LTD
Score 3.5440116
Snippet A method of manufacturing a semiconductor device is provided. The method includes forming a preliminary via structure through a portion of a substrate;...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title Semiconductor devices including through-silicon-vias and methods of manufacturing the same and semiconductor packages including the semiconductor devices
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240618&DB=EPODOC&locale=&CC=US&NR=12014972B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KFfWmVdH6YAXJLWiSbdIegtCkpQh9YFvprWzSLUTbTemm-lv8t-6sqbWC3kIyGZJZvvkym3kA3Ho1i04d5pn3EY1NaseOWeMOx_baiu3cSmy5WJzc7ritIX0cVUYFeFnXwug-oe-6OaJCVKzwnml_vdhsYoU6t1LeRYk6lT40B35o5NGxpqeqEdb9Rq8bdgMjCPxh3-g8-ZaNsYBn15W73lGf0R6iofFcx6qUxU9KaR7Cbk9pE9kRFLgowX6wnrxWgr12_sNbHebYk8fw0cc89lRgg9Z0SSZcY5wkIp6tkIBIPnLHlMkM5cy3hEnCxIR8TYmWJJ2SORMrrGXQxYnqDk4km3MtJbfUK6u8KlezrZ__Esqf4QRumo1B0DLVO46_DToe9jfmcE6hKFLBz4BYNKb2tIot21SQ4bnMiyirIOg9XuOMnkP5bz3l_y5ewAEuDqZYWdVLKGbLFb9SZJ5F13oVPgH4vKgB
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4QNOJNUaP4WhPTW6Ntly4cGhNaCCqvCBhuZFu2SRW2hBb9Lf5bd9ciYqK3pp1O2tl883W28wC4JlUDhxYl-q2PAx2bgaVXmcVke23BdnY5MGxZnNzu2M0hfhiVRzl4WdXCqD6h76o5okBUIPCeKn89X29ieSq3MrnxI3EqvmsMHE_LomNFTxXNqzn1XtfruprrOsO-1nlyDFPGAsSsCXe9JT6xiURD_bkmq1LmPymlsQfbPaGNp_uQY7wIBXc1ea0IO-3sh7c4zLCXHMBHX-axx1w2aI0XaMIUxlHEg-lSEhDKRu7oSTSVcvpbRBNE-QR9TYlOUByiGeVLWcugihPFHQwldMaUVLKhXljlVbiaTf3sl1D2DIdw1agP3KYu3nH8bdDxsL82h3UEeR5zdgzIwAE2w4ps2SaCDGJT4mNalqAnrMooPoHS33pK_128hEJz0G6NW_edx1PYlQsl062Myhnk08WSnQtiT_0LtSKfCD-q9A
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Semiconductor+devices+including+through-silicon-vias+and+methods+of+manufacturing+the+same+and+semiconductor+packages+including+the+semiconductor+devices&rft.inventor=Fujisaki%2C+Atsushi&rft.inventor=Moon%2C+Kwang-Jin&rft.inventor=Park%2C+Byung-Lyul&rft.inventor=An%2C+Jin-Ho&rft.inventor=Choi%2C+Ju-Il&rft.date=2024-06-18&rft.externalDBID=B2&rft.externalDocID=US12014972B2