Method of manufacturing semiconductor devices and semiconductor devices
A semiconductor device includes a gate structure disposed over a channel region and a source/drain region. The gate structure includes a gate dielectric layer over the channel region, one or more work function adjustment material layers over the gate dielectric layer, and a metal gate electrode laye...
Saved in:
Main Authors | , , , |
---|---|
Format | Patent |
Language | English |
Published |
20.02.2024
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A semiconductor device includes a gate structure disposed over a channel region and a source/drain region. The gate structure includes a gate dielectric layer over the channel region, one or more work function adjustment material layers over the gate dielectric layer, and a metal gate electrode layer over the one or more work function adjustment material layers. The one or more work function adjustment layers includes an aluminum containing layer, and a diffusion barrier layer is disposed at at least one of a bottom portion and a top portion of the aluminum containing layer. The diffusion barrier layer is one or more of a Ti-rich layer, a Ti-doped layer, a Ta-rich layer, a Ta-doped layer and a Si-doped layer. |
---|---|
Bibliography: | Application Number: US202217751328 |