Semiconductor memory device

According to one embodiment, a semiconductor memory device includes: a first memory cell; a second memory cell; a first word line; a second word line; and a first bit line. The device is configured to execute a first operation, a second operation, and a third operation to write data into the first m...

Full description

Saved in:
Bibliographic Details
Main Authors Shirakawa, Masanobu, Futatsuyama, Takuya
Format Patent
LanguageEnglish
Published 16.01.2024
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:According to one embodiment, a semiconductor memory device includes: a first memory cell; a second memory cell; a first word line; a second word line; and a first bit line. The device is configured to execute a first operation, a second operation, and a third operation to write data into the first memory cell. In the first operation, a first voltage is applied to the second word line. In the second operation, after the first operation, a second voltage higher than the first voltage is applied to the second word line. In the third operation, after the second operation, a third voltage higher than the second voltage is applied to the first word line, and a fourth voltage lower than both the second voltage and the third voltage is applied to the second word line.
Bibliography:Application Number: US202318167133