Apparatus and method for providing a scalable ball grid array (BGA) assignment and a PCB circuit trace breakout pattern for RF chip interfaces

A pin map covers a surface area of a layer of a printed circuit board (PCB). The pin map includes a plurality of electrical designations for each pin in the pin map and a plurality of empty spaces within the pin map. Each electrical designation may be assigned to a pin on the pin map. Each electrica...

Full description

Saved in:
Bibliographic Details
Main Authors May, Michael Randy, Zhang, Gary Yao, Sriboonlue, Varin, Chen, Nelly, Gopalan Uppili, Shrinivas
Format Patent
LanguageEnglish
Published 14.11.2023
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A pin map covers a surface area of a layer of a printed circuit board (PCB). The pin map includes a plurality of electrical designations for each pin in the pin map and a plurality of empty spaces within the pin map. Each electrical designation may be assigned to a pin on the pin map. Each electrical designation includes a positive polarity (P+) pin, a negative polarity (P−) pin, or an electrical ground (G) pin. If a space in the pin map does not have an electrical designation, then it may include an empty space/plain portion of the printed circuit board (PCB). The pin map may include a plurality of rows and a first repeating pin polarity pattern. The first repeating pin polarity pattern may include a lane unit tile. The pin map may help couple two circuit elements together that are attached to one layer of a PCB.
Bibliography:Application Number: US202117364220