High performance interconnect
A physical layer (PHY) is coupled to a serial, differential link that is to include a number of lanes. The PHY includes a transmitter and a receiver to be coupled to each lane of the number of lanes. The transmitter coupled to each lane is configured to embed a clock with data to be transmitted over...
Saved in:
Main Authors | , , , , , , , , , , , , , , , , , , , , , , , |
---|---|
Format | Patent |
Language | English |
Published |
29.08.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | A physical layer (PHY) is coupled to a serial, differential link that is to include a number of lanes. The PHY includes a transmitter and a receiver to be coupled to each lane of the number of lanes. The transmitter coupled to each lane is configured to embed a clock with data to be transmitted over the lane, and the PHY periodically issues a blocking link state (BLS) request to cause an agent to enter a BLS to hold off link layer flit transmission for a duration. The PHY utilizes the serial, differential link during the duration for a PHY associated task selected from a group including an in-band reset, an entry into low power state, and an entry into partial width state. |
---|---|
Bibliography: | Application Number: US202017134242 |