Parallel slice processor having a recirculating load-store queue for fast deallocation of issue queue entries

An execution unit circuit for use in a processor core provides efficient use of area and energy by reducing the per-entry storage requirement of a load-store unit issue queue. The execution unit circuit includes a recirculation queue that stores the effective address of the load and store operations...

Full description

Saved in:
Bibliographic Details
Main Authors Ayub, Salma, Nguyen, Dung Quoc, Le, Hung Qui, Cordes, Robert Allen, Hrusecky, David Allen, Thompto, Brian William, Chadha, Sundeep
Format Patent
LanguageEnglish
Published 22.08.2023
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:An execution unit circuit for use in a processor core provides efficient use of area and energy by reducing the per-entry storage requirement of a load-store unit issue queue. The execution unit circuit includes a recirculation queue that stores the effective address of the load and store operations and the values to be stored by the store operations. A queue control logic controls the recirculation queue and issue queue so that that after the effective address of a load or store operation has been computed, the effective address of the load operation or the store operation is written to the recirculation queue and the operation is removed from the issue queue, so that address operands and other values that were in the issue queue entry no longer require storage. When a load or store operation is rejected by the cache unit, it is subsequently reissued from the recirculation queue.
Bibliography:Application Number: US202117467882