Apparatus and method for channel equalization based on error detection

An apparatus includes an equalization circuit, an error prediction circuit, a sequence estimation circuit, and a selection circuit. The equalization circuit is configured to generate a first data sequence and a first equalized signal from an input signal received through a channel. The error predict...

Full description

Saved in:
Bibliographic Details
Main Authors Suh, Youngseob, Chun, Junghoon, Lim, Donghyuk, Cho, Byungwook
Format Patent
LanguageEnglish
Published 25.07.2023
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:An apparatus includes an equalization circuit, an error prediction circuit, a sequence estimation circuit, and a selection circuit. The equalization circuit is configured to generate a first data sequence and a first equalized signal from an input signal received through a channel. The error prediction circuit is configured to predict an error based on the first equalized signal when the error is predicted. When the error is predicted, the sequence estimation circuit is configured to generate a second data sequence from the first data sequence and the predicted error. The selection circuit is configured to output the second data sequence when the predicted error is determined to be an actual error and to otherwise output the first data sequence.
Bibliography:Application Number: US202117243683