Communication system with FPGA DOA arrival estimation

A communications device includes a uniform linear array of M antennas and a field programmable gate array (FPGA) having pipelined stages in which execution of overlapping instructions estimate a direction of arrival of RF signals from multiple sources. A preprocessing stage of the FPGA includes at l...

Full description

Saved in:
Bibliographic Details
Main Author Hussain, Ahmed Abul
Format Patent
LanguageEnglish
Published 30.05.2023
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A communications device includes a uniform linear array of M antennas and a field programmable gate array (FPGA) having pipelined stages in which execution of overlapping instructions estimate a direction of arrival of RF signals from multiple sources. A preprocessing stage of the FPGA includes at least one configurable logic block configured to apply forward/backward averaging spatial smoothing to a signal space matrix extracted from a covariance matrix in the preprocessing stage. The FPGA further includes at least one configurable logic block configured to compute the direction of arrival angle for the RF signals using a least squares method.
Bibliography:Application Number: US202218049713