Thinned semiconductor package and related methods
Implementations of semiconductor packages may include a die having a first side and a second side opposite the first side, a first metal layer coupled to the first side of the die, a tin layer coupled to the first metal layer, the first metal layer between the die and the tin layer, a backside metal...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
09.05.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | Implementations of semiconductor packages may include a die having a first side and a second side opposite the first side, a first metal layer coupled to the first side of the die, a tin layer coupled to the first metal layer, the first metal layer between the die and the tin layer, a backside metal layer coupled to the second side of the die, and a mold compound coupled to the die. The mold compound may cover a plurality of sidewalls of the first metal layer and a plurality of sidewalls of the tin layer and a surface of the mold compound is coplanar with a surface of the tin layer. |
---|---|
Bibliography: | Application Number: US202016941231 |