Memory system architecture for multi-threaded processors
Disclosed embodiments relate to an improved memory system architecture for multi-threaded processors. In one example, a system includes a system comprising a multi-threaded processor core (MTPC), the MTPC comprising: P pipelines, each to concurrently process T threads; a crossbar to communicatively...
Saved in:
Main Authors | , , , , , , , , , , |
---|---|
Format | Patent |
Language | English |
Published |
18.04.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Disclosed embodiments relate to an improved memory system architecture for multi-threaded processors. In one example, a system includes a system comprising a multi-threaded processor core (MTPC), the MTPC comprising: P pipelines, each to concurrently process T threads; a crossbar to communicatively couple the P pipelines; a memory for use by the P pipelines, a scheduler to optimize reduction operations by assigning multiple threads to generate results of commutative arithmetic operations, and then accumulate the generated results, and a memory controller (MC) to connect with external storage and other MTPCs, the MC further comprising at least one optimization selected from: an instruction set architecture including a dual-memory operation; a direct memory access (DMA) engine; a buffer to store multiple pending instruction cache requests; multiple channels across which to stripe memory requests; and a shadow-tag coherency management unit. |
---|---|
AbstractList | Disclosed embodiments relate to an improved memory system architecture for multi-threaded processors. In one example, a system includes a system comprising a multi-threaded processor core (MTPC), the MTPC comprising: P pipelines, each to concurrently process T threads; a crossbar to communicatively couple the P pipelines; a memory for use by the P pipelines, a scheduler to optimize reduction operations by assigning multiple threads to generate results of commutative arithmetic operations, and then accumulate the generated results, and a memory controller (MC) to connect with external storage and other MTPCs, the MC further comprising at least one optimization selected from: an instruction set architecture including a dual-memory operation; a direct memory access (DMA) engine; a buffer to store multiple pending instruction cache requests; multiple channels across which to stripe memory requests; and a shadow-tag coherency management unit. |
Author | Zhong, Tina C Pitchaimoorthy, Sowmya Aananthakrishnan, Sriram Howard, Jason M More, Ankit Fryman, Joshua B Jain, Samkit Pawlowski, Robert Cave, Vincent Smith, Shaden Krishnamurthy, Bharadwaj |
Author_xml | – fullname: Smith, Shaden – fullname: Pawlowski, Robert – fullname: More, Ankit – fullname: Jain, Samkit – fullname: Howard, Jason M – fullname: Cave, Vincent – fullname: Aananthakrishnan, Sriram – fullname: Krishnamurthy, Bharadwaj – fullname: Fryman, Joshua B – fullname: Zhong, Tina C – fullname: Pitchaimoorthy, Sowmya |
BookMark | eNrjYmDJy89L5WSw8E3NzS-qVCiuLC5JzVVILErOyCxJTS4pLUpVSMsvUsgtzSnJ1C3JKEpNTElNUSgoyk9OLS7OLyrmYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGhmbGBmaWhk5GxsSoAQBsCTD7 |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
ExternalDocumentID | US11630691B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US11630691B23 |
IEDL.DBID | EVB |
IngestDate | Fri Sep 06 06:16:05 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US11630691B23 |
Notes | Application Number: US202117410818 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230418&DB=EPODOC&CC=US&NR=11630691B2 |
ParticipantIDs | epo_espacenet_US11630691B2 |
PublicationCentury | 2000 |
PublicationDate | 20230418 |
PublicationDateYYYYMMDD | 2023-04-18 |
PublicationDate_xml | – month: 04 year: 2023 text: 20230418 day: 18 |
PublicationDecade | 2020 |
PublicationYear | 2023 |
RelatedCompanies | Intel Corporation |
RelatedCompanies_xml | – name: Intel Corporation |
Score | 3.4693508 |
Snippet | Disclosed embodiments relate to an improved memory system architecture for multi-threaded processors. In one example, a system includes a system comprising a... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
Title | Memory system architecture for multi-threaded processors |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230418&DB=EPODOC&locale=&CC=US&NR=11630691B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1JS8NAFH6Uut40KloXRpDcgg3ZJocgZKMIaYttpLcy2aAektBExH_vm2lqe9HrGxjevOEt85ZvAJ4s22JDyqEvOcylbmdUYVmKxtDQbN2kaW5ZfDg5GpujWH9dGIsefGxnYQRO6JcAR0SNSlHfW2Gv610Syxe9lc1zskJS9RLOHV_uXsc8w4nq7LtOMJ34E0_2PCeeyeM3R8W4Y2jaqovm-oCH0RxnP3h3-VRKve9SwjM4nOJuZXsOvbyU4MTb_rwmwXHUFbwlOBIdmmmDxE4LmwugEW-P_SYbFGayXwsgGIMS0SSotHhLLMszUm9mAap1cwmPYTD3Rgoys_w9-TKe7fjWrqBfVmV-DcRkOq-eoAPSmV6YBrMLm2kUJZuxpFC1Gxj8vc_gv8VbOOVS5OUSld5Bv11_5vfoddvkQYjrB96YhoU |
link.rule.ids | 230,309,786,891,25594,76903 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4QfOBNUYP4qonpjUjTbbt7aEza0lSlQAQMt2ZpS6KH0tAa4793dinCRa-7yWZ2NvOe-Rbg3mIW71IBfSlgLglLaIcnMSpDQ2fEpHFqWWI4ORyYwZQ8z4xZDT42szASJ_RLgiOiRMUo76XU1_k2ieXJ3sriYf6OS8tHf2J7ahUdiwwnirPn2L3R0Bu6quva07E6eLU19Du6JtMcVNd7FoaEMlR6c8RUSr5rUvxj2B_haVl5ArU0a0LD3fy81oTDsCp4N-FAdmjGBS5WUlicAg1Fe-y3skZhVnZrAQr6oIpsEuyU-Eo8SRMlX88CLFfFGdz5vYkbdJCY6Pfm0XS8pVs_h3q2zNIWKCYnonqCBohwsjANzhaM6xQ5m_D5QtMvoP33Oe3_Nm-hEUzCftR_GrxcwpHgqCidaPQK6uXqM71GC1zObyTrfgBN6Ylv |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Memory+system+architecture+for+multi-threaded+processors&rft.inventor=Smith%2C+Shaden&rft.inventor=Pawlowski%2C+Robert&rft.inventor=More%2C+Ankit&rft.inventor=Jain%2C+Samkit&rft.inventor=Howard%2C+Jason+M&rft.inventor=Cave%2C+Vincent&rft.inventor=Aananthakrishnan%2C+Sriram&rft.inventor=Krishnamurthy%2C+Bharadwaj&rft.inventor=Fryman%2C+Joshua+B&rft.inventor=Zhong%2C+Tina+C&rft.inventor=Pitchaimoorthy%2C+Sowmya&rft.date=2023-04-18&rft.externalDBID=B2&rft.externalDocID=US11630691B2 |