Power module package and method of manufacturing the same

A method can include coupling a semiconductor chip and an electrode with a substrate. Bottom and top mold die can be use, where the top mold die define a first space and a second space that is separated from the first space. The method can include injecting encapsulation material to form an encapsul...

Full description

Saved in:
Bibliographic Details
Main Authors Lee, Keunhyuk, Im, Seungwon, Son, Joonseo, Jeon, Oseob
Format Patent
LanguageEnglish
Published 28.03.2023
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A method can include coupling a semiconductor chip and an electrode with a substrate. Bottom and top mold die can be use, where the top mold die define a first space and a second space that is separated from the first space. The method can include injecting encapsulation material to form an encapsulation member coupled to and covering at least a portion of the substrate. The encapsulation member can include a housing unit housing the electrode. The electrode can have a conductive sidewall exposed to, and not in contact with the encapsulation member, such that there is open space between the conductive sidewall of the electrode and the encapsulation member from an uppermost surface to a bottommost surface of the encapsulation member, the substrate can having a portion exposed within the open space, and the encapsulation member can have an open cross-section perpendicular to an upper surface of the substrate.
Bibliography:Application Number: US202117315671