Multiplexing sample-and-hold circuit

A signal processing circuit. In some embodiments, the signal processing circuit includes a first sample and hold circuit and a second sample and hold circuit. The first sample and hold circuit may include: a hold capacitor; an input switch connected between a common input node and the hold capacitor...

Full description

Saved in:
Bibliographic Details
Main Authors Tsen, Chan-Tang, Hitko, Donald, Morton, Susan
Format Patent
LanguageEnglish
Published 21.02.2023
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A signal processing circuit. In some embodiments, the signal processing circuit includes a first sample and hold circuit and a second sample and hold circuit. The first sample and hold circuit may include: a hold capacitor; an input switch connected between a common input node and the hold capacitor; a signal path amplifier having an input connected to the hold capacitor; and an output switch connected between an output of the signal path amplifier and a common output node. An input of a voltage feedback amplifier may be connected to the hold capacitor, and an output of the voltage feedback amplifier may be operatively coupled to an internal node of the input switch.
Bibliography:Application Number: US202117516582