Determining voltage offsets for memory read operations

A processing device of a memory sub-system is configured to identify a read level of a plurality of read levels associated with a voltage bin of a plurality of voltage bins of a memory device; assign a first threshold voltage offset to the read level of the voltage bin; assign a second threshold vol...

Full description

Saved in:
Bibliographic Details
Main Authors Feeley, Peter, Parthasarathy, Sivagnanam, Kaynak, Mustafa N, Ratnam, Sampath K, Nowell, Shane, Muchherla, Kishore Kumar
Format Patent
LanguageEnglish
Published 21.02.2023
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A processing device of a memory sub-system is configured to identify a read level of a plurality of read levels associated with a voltage bin of a plurality of voltage bins of a memory device; assign a first threshold voltage offset to the read level of the voltage bin; assign a second threshold voltage offset to the read level of the voltage bin; perform, on block associated with the read level, a first operation of a first operation type using the first threshold voltage offset; and perform, on the blocks associated with the read level, a second operation of a second operation type using the second threshold voltage offset.
AbstractList A processing device of a memory sub-system is configured to identify a read level of a plurality of read levels associated with a voltage bin of a plurality of voltage bins of a memory device; assign a first threshold voltage offset to the read level of the voltage bin; assign a second threshold voltage offset to the read level of the voltage bin; perform, on block associated with the read level, a first operation of a first operation type using the first threshold voltage offset; and perform, on the blocks associated with the read level, a second operation of a second operation type using the second threshold voltage offset.
Author Muchherla, Kishore Kumar
Ratnam, Sampath K
Nowell, Shane
Kaynak, Mustafa N
Parthasarathy, Sivagnanam
Feeley, Peter
Author_xml – fullname: Feeley, Peter
– fullname: Parthasarathy, Sivagnanam
– fullname: Kaynak, Mustafa N
– fullname: Ratnam, Sampath K
– fullname: Nowell, Shane
– fullname: Muchherla, Kishore Kumar
BookMark eNrjYmDJy89L5WQwc0ktSS3KzczLzEtXKMvPKUlMT1XIT0srTi0pVkjLL1LITc3NL6pUKEpNTFHIL0gtSizJzM8r5mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhoamFuZmRuZORsbEqAEA2agv-w
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US11587627B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US11587627B23
IEDL.DBID EVB
IngestDate Fri Jul 19 13:00:19 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US11587627B23
Notes Application Number: US202117233320
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230221&DB=EPODOC&CC=US&NR=11587627B2
ParticipantIDs epo_espacenet_US11587627B2
PublicationCentury 2000
PublicationDate 20230221
PublicationDateYYYYMMDD 2023-02-21
PublicationDate_xml – month: 02
  year: 2023
  text: 20230221
  day: 21
PublicationDecade 2020
PublicationYear 2023
RelatedCompanies MICRON TECHNOLOGY, INC
RelatedCompanies_xml – name: MICRON TECHNOLOGY, INC
Score 3.4499023
Snippet A processing device of a memory sub-system is configured to identify a read level of a plurality of read levels associated with a voltage bin of a plurality of...
SourceID epo
SourceType Open Access Repository
SubjectTerms INFORMATION STORAGE
PHYSICS
STATIC STORES
Title Determining voltage offsets for memory read operations
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230221&DB=EPODOC&locale=&CC=US&NR=11587627B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwGP0Y8_qmVdF5IYL0rdiu6TofitAbQ9gFt8reRpOmoGBbbET8936NnfNFXxMIuXDOd5KcLwG4cVPLHLqMG4LSzKBWyozU5I2Zys5t5t7xXKWLjSeDUUIfls6yAy_rXBj1TuiHehwREcUR71LxdbU5xAqVt7K-Zc9YVN7HCy_U290x6ul-39JD34tm03Aa6EHgJXN98uih8Glw7_pI11soo90GDdGT32SlVL9DSnwA2zNsrZCH0BGFBnvB-uc1DXbH7YW3BjvKoclrLGxRWB_BIGw9LBh2CNKLRE4gZZ7XQtYERSh5beyznwT1YEbKSnwvcn0M13G0CEYGdmX1M-5VMt_02j6BblEW4hSIzRGYJkNhIDLqcD7MkKOok1McVZYycQa9v9vp_Vd5DvvNHKqMbesCuvLtXVxizJXsSk3WFyBbhs0
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1dS8MwFL2M-THftCo6vyJI34rrmq7zoQhtV6qu23Cr7G00aQoKtsNWxH_vbeycL_qaQMgH59yT5NwE4MqK9U7fYlwTlCYa1WOmxR1emamM1GDWDU9lulg46gURvZ-b8wa8rHJh5DuhH_JxREQUR7yXkq-X60MsT3ori2v2jEX5rT-zPbXeHaOe7nZ11XPswWTsjV3Vde1oqo4ebRQ-Fe4tB-l6AyW2VaFh8ORUWSnL3yHF34XNCbaWlXvQEJkCLXf185oC22F94a3AlnRo8gILaxQW-9Dzag8Lhh2C9FIiJ5A8TQtRFgRFKHmt7LOfBPVgQvKl-F7k4gAu_cHMDTTsyuJn3Itouu61cQjNLM_EERCDIzA7DIWBSKjJeT9BjqJmSk3TSmImjqH9dzvt_yovoBXMwuFieDd6OIGdaj5l9rZ-Cs3y7V2cYfwt2bmcuC-epInA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Determining+voltage+offsets+for+memory+read+operations&rft.inventor=Feeley%2C+Peter&rft.inventor=Parthasarathy%2C+Sivagnanam&rft.inventor=Kaynak%2C+Mustafa+N&rft.inventor=Ratnam%2C+Sampath+K&rft.inventor=Nowell%2C+Shane&rft.inventor=Muchherla%2C+Kishore+Kumar&rft.date=2023-02-21&rft.externalDBID=B2&rft.externalDocID=US11587627B2