Multiplexer for memory

In an example, a multiplexer is provided. The multiplexer may include one or more first strings controlling access to source-lines of the memory, wherein a first string of the one or more first strings includes a first set of two high voltage transistors and a first plurality of low voltage transist...

Full description

Saved in:
Bibliographic Details
Main Authors Allers, Wolf, Mueller, David, Peters, Christian
Format Patent
LanguageEnglish
Published 24.01.2023
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:In an example, a multiplexer is provided. The multiplexer may include one or more first strings controlling access to source-lines of the memory, wherein a first string of the one or more first strings includes a first set of two high voltage transistors and a first plurality of low voltage transistors. The multiplexer may include one or more second strings controlling access to bit-lines of the memory, wherein a second string of the one or more second strings includes a second set of two high voltage transistors and a second plurality of low voltage transistors. A method for operating such multiplexer is provided.
Bibliography:Application Number: US202017117713