Stacked-component placement in multiple-damascene printed wiring boards for semiconductor package substrates

A multiple-damascene structure is located below a semiconductor device footprint on a printed wiring board, where the structure includes multiple recesses that containing useful devices coupled to a semiconductive device.

Saved in:
Bibliographic Details
Main Authors Cheah, Bok Eng, Kong, Jackson Chung Peng, Kuan, Chin Lee
Format Patent
LanguageEnglish
Published 27.12.2022
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A multiple-damascene structure is located below a semiconductor device footprint on a printed wiring board, where the structure includes multiple recesses that containing useful devices coupled to a semiconductive device.
AbstractList A multiple-damascene structure is located below a semiconductor device footprint on a printed wiring board, where the structure includes multiple recesses that containing useful devices coupled to a semiconductive device.
Author Kong, Jackson Chung Peng
Cheah, Bok Eng
Kuan, Chin Lee
Author_xml – fullname: Cheah, Bok Eng
– fullname: Kong, Jackson Chung Peng
– fullname: Kuan, Chin Lee
BookMark eNqNjDsOwjAQRF1Awe8OywEiESAFLQhEH6ijjb2JLPyTdyOuj5E4ANW8Gc3MUs1CDLRQrhXULzKVjj6VJAgkh5r8l2wAPzmxyVFl0CNrCgQp2yBk4G0LjNBHzIZhiBmYvNUxmElLcakc40jAU8-SUYjXaj6gY9r8dKW2t-vjcq8oxY64DMq_dM-2rpvj7nBqzvvDP50PKEtE6Q
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID US11540395B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US11540395B23
IEDL.DBID EVB
IngestDate Fri Jul 19 14:55:34 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US11540395B23
Notes Application Number: US201916450307
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221227&DB=EPODOC&CC=US&NR=11540395B2
ParticipantIDs epo_espacenet_US11540395B2
PublicationCentury 2000
PublicationDate 20221227
PublicationDateYYYYMMDD 2022-12-27
PublicationDate_xml – month: 12
  year: 2022
  text: 20221227
  day: 27
PublicationDecade 2020
PublicationYear 2022
RelatedCompanies Intel Corporation
RelatedCompanies_xml – name: Intel Corporation
Score 3.4472504
Snippet A multiple-damascene structure is located below a semiconductor device footprint on a printed wiring board, where the structure includes multiple recesses that...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
SEMICONDUCTOR DEVICES
Title Stacked-component placement in multiple-damascene printed wiring boards for semiconductor package substrates
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221227&DB=EPODOC&locale=&CC=US&NR=11540395B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NS8NAEB1KFfWmVdH6wQqSWzB006Q5BCFJQxFsi22kt5J0N5CqSTGR_n1nlsR60Vs-yLKZMG8ns2_eANwbwhA84VwXciB1sy8RBx1b6CmGypKnkrrvEdtibI0i82nRX7Rg3dTCKJ3QrRJHRI9aob9XCq83uyRWoLiV5UOS4aXiMZy7gVb_HfcQiHu2FnjucDoJJr7m-24008YvLqnOGNzpewjXexRGk87-8NWjqpTN7yUlPIb9KY6WVyfQknkHDv2m81oHDp7rDW88rH2vPIV3jAvR5YROLPAix0eZIlRReo9lOWuogbqIP2LSaJKMknYYUbJtRtk7lhRUYcUwTGUlceKLnMRe8QxN8Ia4wkpEEaVWW57BXTic-yMdp738sdEymu3ekJ9DO8d5XADjCTWhsWJnxWP8EOlAOpYwHMO0TSrCTS-h-_c43f9uXsER2ZuYHT37GtrV55e8wfW5Sm6VYb8BpRmXng
link.rule.ids 230,309,786,891,25594,76903
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ401VhvWjVaX2tiuBFJl5ZyICaFEtS-YovpjUB3SeoDGsH07zuzaa0XvfEIm2XIfDszfPMtwK0hDMETznUhO1I3WxJx0LaEnmKoLHkqafc9YlsM20FoPs5aswq8bnphlE7oSokjokfN0d9LhdfLbRHLU9zK4i5Z4KX83p86nrbOjpsIxE1L87pObzzyRq7muk440YbPDqnOGNxudRGudyxMCVWq9NKlrpTl7yXFP4DdMY6WlYdQkVkdau5m57U67A3WP7zxcO17xRG8Y1yILid0YoHnGT7KFKGKyntskbENNVAX8UdMGk2SUdEOI0q2WlD1jiU5dVgxDFNZQZz4PCOxVzxDE7whrrACUUSp1RbHcOP3pm6g47SjHxtF4WT7hvwEqhnO4xQYT2gTmnZsz3mMHyLtSLstDNswLZOacNMzaPw9TuO_m9dQC6aDftR_GD6dwz7ZnlgeTesCquXnl7zEtbpMrpSRvwHhrpqI
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Stacked-component+placement+in+multiple-damascene+printed+wiring+boards+for+semiconductor+package+substrates&rft.inventor=Cheah%2C+Bok+Eng&rft.inventor=Kong%2C+Jackson+Chung+Peng&rft.inventor=Kuan%2C+Chin+Lee&rft.date=2022-12-27&rft.externalDBID=B2&rft.externalDocID=US11540395B2