High voltage semiconductor devices having improved electric field suppression

A semiconductor device is provided. The semiconductor device includes an electric field (E-field) suppression layer formed over a termination region. The E-field suppression layer is patterned with openings over metal contact areas. The E-field suppression layer has a thickness such that an electric...

Full description

Saved in:
Bibliographic Details
Main Authors Yu, Liangchun, Stoffel, Nancy Cecelia, Kapusta, Christopher James, Arthur, Stephen Daley, Esler, David Richard
Format Patent
LanguageEnglish
Published 27.12.2022
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A semiconductor device is provided. The semiconductor device includes an electric field (E-field) suppression layer formed over a termination region. The E-field suppression layer is patterned with openings over metal contact areas. The E-field suppression layer has a thickness such that an electric field strength above the E-field suppression layer is below a dielectric strength of an adjacent material when the semiconductor device is operating at or below a maximum voltage.
Bibliography:Application Number: US201816220979