Method for forming a high-voltage metal-oxide-semiconductor transistor device

A semiconductor substrate is provided. A trench isolation region is formed in the semiconductor substrate. A resist pattern having an opening exposing the trench isolation region and partially exposing the semiconductor substrate is disposed adjacent to the trench isolation region. A first ion impla...

Full description

Saved in:
Bibliographic Details
Main Authors Lee, Zhi-Cheng, Chen, Wei-Jen, Lee, Kai-Lin, Chen, Tai-Ju
Format Patent
LanguageEnglish
Published 05.07.2022
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A semiconductor substrate is provided. A trench isolation region is formed in the semiconductor substrate. A resist pattern having an opening exposing the trench isolation region and partially exposing the semiconductor substrate is disposed adjacent to the trench isolation region. A first ion implantation process is performed to implant first dopants into the semiconductor substrate through the opening, thereby forming a well region in the semiconductor substrate. The trench isolation region is within the well region. A second ion implantation process is performed to implant second dopants into the semiconductor substrate through the opening, thereby forming an extended doped region contiguous with the well region. The resist pattern is then removed. After removing the resist pattern, a gate dielectric layer is formed on the semiconductor substrate. A gate is then formed on the gate dielectric layer. The gate overlaps with the extended doped region.
Bibliography:Application Number: US202017102319