Enabling of functional logic in IC using thermal sequence enabling test

An integrated circuit (IC) includes functional logic therein that can be enabled by application of a predefined thermal cycle. The IC includes an enabling fuse operatively coupled to the functional logic, the functional logic being disabled unless enabled by activation of the enabling fuse. A set of...

Full description

Saved in:
Bibliographic Details
Main Authors Hall, Ezra D. B, Smith, Jack R, Graf, Richard S, Ventrone, Sebastian T
Format Patent
LanguageEnglish
Published 21.06.2022
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:An integrated circuit (IC) includes functional logic therein that can be enabled by application of a predefined thermal cycle. The IC includes an enabling fuse operatively coupled to the functional logic, the functional logic being disabled unless enabled by activation of the enabling fuse. A set of thermal sensors are arranged in a physically distributed manner through at least a portion of the IC. A test control macro operatively couples to the set of thermal sensors and the enabling fuse for activating the enabling fuse to enable the functional logic in response to application of a thermal cycle that causes the set of thermal sensors to sequentially experience a thermal condition matching a thermal sequence enabling test. A related method and system for applying the predefined thermal cycle are also provided.
Bibliography:Application Number: US201916527146