Memory device resilient to cyber-attacks and malfunction

A non-volatile memory (NVM) integrated circuit device includes an NVM array of memory cells partitioned into a first physical region to store a first firmware stack and a second physical region to store a second firmware stack. The NVM integrated circuit device also includes a processing device that...

Full description

Saved in:
Bibliographic Details
Main Authors Rosner, Stephan, Avanindra, Avi, Van Antwerpen, Hans, Ostrikov, Sergey
Format Patent
LanguageEnglish
Published 15.02.2022
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A non-volatile memory (NVM) integrated circuit device includes an NVM array of memory cells partitioned into a first physical region to store a first firmware stack and a second physical region to store a second firmware stack. The NVM integrated circuit device also includes a processing device that enables a host microcontroller to execute in place the first firmware stack stored within a first set of logical addresses that is mapped to the first physical region. The processing device tracks accesses, by the host microcontroller, to the first set of logical addresses. The processing device, in response to detecting one of a certain number or a certain type of the accesses by the host microcontroller, initiates a recovery operation including to remap the first set of logical addresses to the second physical region.
Bibliography:Application Number: US202017066599