Stray inductance reduction in packaged semiconductor devices

In a general aspect, a semiconductor device can include a substrate and a positive power supply terminal electrically coupled with the substrate, the positive power supply terminal being arranged in a first plane. The device can also include a first negative power supply terminal, laterally disposed...

Full description

Saved in:
Bibliographic Details
Main Authors Im, Seungwon, Lee, ByoungOk, Jeon, Oseob
Format Patent
LanguageEnglish
Published 08.06.2021
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:In a general aspect, a semiconductor device can include a substrate and a positive power supply terminal electrically coupled with the substrate, the positive power supply terminal being arranged in a first plane. The device can also include a first negative power supply terminal, laterally disposed from the positive power supply terminal and arranged in the first plane. The device can further include a second negative power supply terminal, laterally disposed from the positive power supply terminal and arranged in the first plane. The positive power supply terminal can be disposed between the first and second negative power supply terminals. The device can also include a conductive clip electrically coupling the first negative power supply terminal with the second negative power supply terminal via a conductive bridge. A portion of the conductive bridge can be arranged in a second plane that is parallel to, and non-coplanar with the first plane.
Bibliography:Application Number: US201916671450