Level shift latch circuitry

Various implementations described herein are directed to an integrated circuit having first devices arranged to operate as a latch. The first devices may include inner devices and outer devices. The integrated circuit may include second devices coupled to the first devices and arranged to operate as...

Full description

Saved in:
Bibliographic Details
Main Authors Maiti, Bikas, Mangal, Sanjay, Li, Yicong, Chong, Yew Keong, Chen, Andy Wangkun, Chen, Hsin-Yu, Manapragada, Sai Sriharsha
Format Patent
LanguageEnglish
Published 11.05.2021
Subjects
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Online AccessGet full text

Cover

More Information
Summary:Various implementations described herein are directed to an integrated circuit having first devices arranged to operate as a latch. The first devices may include inner devices and outer devices. The integrated circuit may include second devices coupled to the first devices and arranged to operate as a level shifter. The second devices may include upper devices and lower devices. The lower devices may be cross-coupled to gates of the inner devices and the upper devices. The integrated circuit may include input signals applied to gates of the outer devices and the lower devices to thereby generate output signals from the outputs of the lower devices that are applied to the gates of the inner devices and the upper devices to activate latching of the output signals.
Bibliography:Application Number: US201816004009