Stress relieving structure for semiconductor device

A semiconductor device includes a semiconductor body, a stress relieving layer or layer stack disposed over at least part of the semiconductor body, the stress relieving layer or layer stack comprising a plurality of openings which yield a patterned surface topography for the stress relieving layer...

Full description

Saved in:
Bibliographic Details
Main Authors Sgiarovello, Claudia, Mataln, Marianne, Heidmann, Terry Richard, Bodea, Marius Aurel
Format Patent
LanguageEnglish
Published 19.01.2021
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A semiconductor device includes a semiconductor body, a stress relieving layer or layer stack disposed over at least part of the semiconductor body, the stress relieving layer or layer stack comprising a plurality of openings which yield a patterned surface topography for the stress relieving layer or layer stack, and a metal layer or layer stack formed on the stress relieving layer or layer stack and occupying the plurality of openings in the stress relieving layer or layer stack. The patterned surface topography of the stress relieving layer or layer stack is transferred to a surface of the metal layer or layer stack facing away from the semiconductor body. The stress relieving layer or layer stack has a different elastic modulus than the metal layer or layer stack over a temperature range.
Bibliography:Application Number: US201916295856