Apparatus and method for an early page predictor for a memory paging subsystem

An apparatus and method for early page address prediction. For example, one embodiment of a processor comprises: an instruction fetch circuit to fetch a load instruction; a decoder to decode the load instruction; execution circuitry to execute the load instruction to perform a load operation, the ex...

Full description

Saved in:
Bibliographic Details
Main Authors Zhang, Zhongying, Shevgoor, Manjunath, Guvenilir, Faruk, Dechene, Mark, Perry, Jonathan
Format Patent
LanguageEnglish
Published 08.12.2020
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Abstract An apparatus and method for early page address prediction. For example, one embodiment of a processor comprises: an instruction fetch circuit to fetch a load instruction; a decoder to decode the load instruction; execution circuitry to execute the load instruction to perform a load operation, the execution circuitry including an address generation unit (AGU) to generate an effective address to be used for the load operation; and early page prediction (EPP) circuitry to use one or more attributes associated with the load instruction to predict a physical page address for the load instruction simultaneously with the AGU generating the effective address and/or prior to generation of the effective address.
AbstractList An apparatus and method for early page address prediction. For example, one embodiment of a processor comprises: an instruction fetch circuit to fetch a load instruction; a decoder to decode the load instruction; execution circuitry to execute the load instruction to perform a load operation, the execution circuitry including an address generation unit (AGU) to generate an effective address to be used for the load operation; and early page prediction (EPP) circuitry to use one or more attributes associated with the load instruction to predict a physical page address for the load instruction simultaneously with the AGU generating the effective address and/or prior to generation of the effective address.
Author Shevgoor, Manjunath
Perry, Jonathan
Dechene, Mark
Zhang, Zhongying
Guvenilir, Faruk
Author_xml – fullname: Zhang, Zhongying
– fullname: Shevgoor, Manjunath
– fullname: Guvenilir, Faruk
– fullname: Dechene, Mark
– fullname: Perry, Jonathan
BookMark eNrjYmDJy89L5WTwcywoSCxKLCktVkjMS1HITS3JyE9RSMsvAnIVUhOLcioVChLTUxUKilJTMpNLgOJgOaDC3PwisFxmXrpCcWlScWVxSWouDwNrWmJOcSovlOZmUHRzDXH20E0tyI9PLS5ITE7NSy2JDw02NLAwMzA2tHQyMiZGDQAjDDhG
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US10860319B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US10860319B23
IEDL.DBID EVB
IngestDate Fri Aug 30 05:40:26 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US10860319B23
Notes Application Number: US201815941976
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201208&DB=EPODOC&CC=US&NR=10860319B2
ParticipantIDs epo_espacenet_US10860319B2
PublicationCentury 2000
PublicationDate 20201208
PublicationDateYYYYMMDD 2020-12-08
PublicationDate_xml – month: 12
  year: 2020
  text: 20201208
  day: 08
PublicationDecade 2020
PublicationYear 2020
RelatedCompanies Intel Corporation
RelatedCompanies_xml – name: Intel Corporation
Score 3.298834
Snippet An apparatus and method for early page address prediction. For example, one embodiment of a processor comprises: an instruction fetch circuit to fetch a load...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title Apparatus and method for an early page predictor for a memory paging subsystem
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201208&DB=EPODOC&locale=&CC=US&NR=10860319B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5Kfd40KlofrCC5BUveOQSheVCEPrCN9Fay3RwsmIQkxb_vzDa1XvQS2J1lSCbMK5n5BuAJX7lpOn2hcT0Tmkmq6Ip-qtm2nlnCMWxbApiOxvYwMV8X1qID610vjMQJ_ZLgiKhRK9T3Rtrrcv8RK5S1lfUz_8Ct4iWe-6HaZsc6tYK6ajjwo-kknARqEPjJTB2_-TRQiBp2BmiuDzCMdkgbovcBdaWUv11KfAaHU-SWN-fQyXIFToLd5DUFjkftD28FjmSF5qrGzVYL6wsYY-hIiN2bmqW5YNsh0AyjT1yyjBCLGZkJVlbEB5PqLQ0PfhaVpKG_YjWaDAnjfAmPcTQPhhre4vJHHstktn8a4wq6eZFn18C4ZwmKJwxO3bWewNTTMPHKTe5hHJfeQO9vPr3_iLdwSrKVVRzuHXSbapPdoy9u-IMU4jcveo0J
link.rule.ids 230,309,783,888,25576,76882
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ409VFvWjVaX2tiuBEboBQOxAQoqdrSxramN8J2OdREIEDj33dm21oveiHZnc0EhswLZr4BeMBXbhjdtlC5lgjVIFW0RDtWTVNLOqKrm6YEMB2GZn9mvMw78xp8bHthJE7olwRHRI1aoL5X0l7nu49YvqytLB_5Ereyp2Dq-MomO9aoFdRSfNfpjUf-yFM8z5lNlPDNoYFC1LDjornewxDbomkHvXeXulLy3y4lOIb9MXJLqxOoJWkTGt528loTDoebH95NOJAVmosSNzdaWJ5CiKEjIXavShangq2HQDOMPnHJEkIsZmQmWF4QH0yq1zQ8-JkVkob-ipVoMiSM8xncB72p11fxFqMfeUSzye5p9HOop1maXADjdkdQPKFz6q61BaaeuoFXbnAb47j4Elp_82n9R7yDRn86HESD5_D1Co5IzrKiw7qGelWskhv0yxW_lQL9BvVAj_k
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Apparatus+and+method+for+an+early+page+predictor+for+a+memory+paging+subsystem&rft.inventor=Zhang%2C+Zhongying&rft.inventor=Shevgoor%2C+Manjunath&rft.inventor=Guvenilir%2C+Faruk&rft.inventor=Dechene%2C+Mark&rft.inventor=Perry%2C+Jonathan&rft.date=2020-12-08&rft.externalDBID=B2&rft.externalDocID=US10860319B2