Operating a pipeline flattener in order to track instructions for complex

A semiconductor device comprising a processor having a pipelined architecture and a pipeline flattener and a method for operating a pipeline flattener in a semiconductor device are provided. The processor comprises a pipeline having a plurality of pipeline stages and a plurality of pipeline register...

Full description

Saved in:
Bibliographic Details
Main Authors Wiencke, Christian, Koesler, Markus, Zipperer, Johann, Lutsch, Wolfgang
Format Patent
LanguageEnglish
Published 06.10.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A semiconductor device comprising a processor having a pipelined architecture and a pipeline flattener and a method for operating a pipeline flattener in a semiconductor device are provided. The processor comprises a pipeline having a plurality of pipeline stages and a plurality of pipeline registers that are coupled between the pipeline stages. The pipeline flattener comprises a plurality of trigger registers for storing a trigger, wherein the trigger registers are coupled between the pipeline stages.
Bibliography:Application Number: US201916378832