Computation engine that operates in matrix and vector modes

In an embodiment, a computation engine is configured to perform vector multiplications, producing either vector results or outer product (matrix) results. The instructions provided to the computation engine specify a matrix mode or a vector mode for the instructions. The computation engine performs...

Full description

Saved in:
Bibliographic Details
Main Authors Sazegari, Ali, Bainville, Eric, Gonion, Jeffry E, Williams, III, Gerard R
Format Patent
LanguageEnglish
Published 25.08.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:In an embodiment, a computation engine is configured to perform vector multiplications, producing either vector results or outer product (matrix) results. The instructions provided to the computation engine specify a matrix mode or a vector mode for the instructions. The computation engine performs the specified operation. The computation engine may perform numerous computations in parallel, in an embodiment. In an embodiment, the instructions may also specify an offset with the input memories, providing additional flexibility in the location of operands. More particularly, the computation engine may be configured to perform numerous multiplication operations in parallel and to accumulate results in a result memory, performing multiply-accumulate operations for each matrix/vector element in the targeted locations of the output memory.
Bibliography:Application Number: US201816043772