Silicon on insulator with multiple semiconductor thicknesses using layer transfer
An integrated circuit device includes a portion of a support wafer (e.g., a handle wafer), silicon on insulator layer, a first active device, and a second active device. The first active device has a first semiconductor thickness in a dielectric layer (e.g., a buried oxide layer). The first active d...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English |
Published |
18.08.2020
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | An integrated circuit device includes a portion of a support wafer (e.g., a handle wafer), silicon on insulator layer, a first active device, and a second active device. The first active device has a first semiconductor thickness in a dielectric layer (e.g., a buried oxide layer). The first active device is on the SOI layer. The second active device has a second semiconductor thickness in the same dielectric layer as the first active device. The supporting wafer supports the first active device and the second active device. The second active device is also on the SOI layer. The first and second thicknesses are different from one another. |
---|---|
AbstractList | An integrated circuit device includes a portion of a support wafer (e.g., a handle wafer), silicon on insulator layer, a first active device, and a second active device. The first active device has a first semiconductor thickness in a dielectric layer (e.g., a buried oxide layer). The first active device is on the SOI layer. The second active device has a second semiconductor thickness in the same dielectric layer as the first active device. The supporting wafer supports the first active device and the second active device. The second active device is also on the SOI layer. The first and second thicknesses are different from one another. |
Author | Goktepeli, Sinan Liang, Qingqing Fanelli, Stephen Alan |
Author_xml | – fullname: Liang, Qingqing – fullname: Fanelli, Stephen Alan – fullname: Goktepeli, Sinan |
BookMark | eNqNik0KwjAQRrPQhX93GA8gqC2oW0VxK9V1CenUDk4noZMg3t4WPIDw4IP3vakZiRecmFtBTM4L9JBoYht9B2-KDbSJIwVGUGyHpEpu-GJD7iWoigpJSZ7A9oO976xojd3cjGvLiovfzszycr6frisMvkQN1qFgLB_FZr3L94csP26zf5ovn_A61A |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
ExternalDocumentID | US10748934B2 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_US10748934B23 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 15:25:52 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_US10748934B23 |
Notes | Application Number: US201816115352 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200818&DB=EPODOC&CC=US&NR=10748934B2 |
ParticipantIDs | epo_espacenet_US10748934B2 |
PublicationCentury | 2000 |
PublicationDate | 20200818 |
PublicationDateYYYYMMDD | 2020-08-18 |
PublicationDate_xml | – month: 08 year: 2020 text: 20200818 day: 18 |
PublicationDecade | 2020 |
PublicationYear | 2020 |
RelatedCompanies | QUALCOMM Incorporated |
RelatedCompanies_xml | – name: QUALCOMM Incorporated |
Score | 3.2812371 |
Snippet | An integrated circuit device includes a portion of a support wafer (e.g., a handle wafer), silicon on insulator layer, a first active device, and a second... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | Silicon on insulator with multiple semiconductor thicknesses using layer transfer |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200818&DB=EPODOC&locale=&CC=US&NR=10748934B2 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NS8NAEB1KFfWmVdH6wQqSW9DUpJscitCkoQj90DTSW8mmu6UqSWki_n1nlsZ6UchhycKyGXgzs5M3bwFuMSZ53GoJU2G-YNqKz03Xnd-bczfljrIURnVqFB4M2_3Yfpo60xq8Vb0wWif0S4sjIqJSxHup_fVqW8QKNLeyuBNLfJU_hpNOYGxOxy2t0GYE3U5vPApGvuH7nTgyhi90tyrJrNhddNc7mEZzQkPvtUtdKavfISU8hN0xrpaVR1CTWQP2_ermtQbsDTY_vHG4wV5xDM_REveWZwwfzSCn4zKjOiqrWIGsIKp7npGGK84Rlf2dXJksGPHbF-wjwQyblTpZlesTuAl7E79v4t5mP4aYxdH2Mx5OoZ7lmTwDJrhSHpeuSNqpLRCknmgnUiaelI7gXJ1D8-91mv9NXsABGZVqqJZ7CfVy_SmvMAiX4lpb7xsyT47N |
link.rule.ids | 230,309,783,888,25576,76876 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1NS8NAEB1KFetNq6L1awXJLWjbtJscitCkIWq_tKn0FrLtrlQlKU3Ev-_M0lovCjksWVg2A29mdvLmLcA1xiSHV2vCVJgvmJbiM9O2Z7fmzJ7yhqoqjOrUKNzrN4Ox9TBpTArwtu6F0TqhX1ocERE1Rbzn2l8vNkUsT3Mrsxsxx1fpnR-2PGN1Oq5phTbDa7c6w4E3cA3XbY1HRv-Z7lYlmRWrje56C1NsTmjovLSpK2XxO6T4e7A9xNWSfB8KMilDyV3fvFaGnd7qhzcOV9jLDuBpNMe9pQnDRzPI6bjMqI7K1qxAlhHVPU1IwxXniMr-Tq5MZoz47a_sI8YMm-U6WZXLQ7jyO6EbmLi36McQ0Xi0-Yz6ERSTNJHHwARXyuHSFnFzagkEqSOasZSxI2VDcK5OoPL3OpX_Ji-hFIS9btS97z-ewi4ZmOqpVfsMivnyU55jQM7FhbbkNxDUkcA |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Silicon+on+insulator+with+multiple+semiconductor+thicknesses+using+layer+transfer&rft.inventor=Liang%2C+Qingqing&rft.inventor=Fanelli%2C+Stephen+Alan&rft.inventor=Goktepeli%2C+Sinan&rft.date=2020-08-18&rft.externalDBID=B2&rft.externalDocID=US10748934B2 |