Memory control device for estimating time interval and method thereof

A memory control device includes a memory and a controller. The memory includes a plurality of memory blocks. The controller is coupled to the memory and configured to select a first memory block from the memory blocks and program data into the first memory block. When the memory control device is d...

Full description

Saved in:
Bibliographic Details
Main Authors Lin, Wang-Sheng, Xiao, Jing-Long, Chen, Cheng-Yu, Hsieh, Yi-Lin
Format Patent
LanguageEnglish
Published 14.07.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A memory control device includes a memory and a controller. The memory includes a plurality of memory blocks. The controller is coupled to the memory and configured to select a first memory block from the memory blocks and program data into the first memory block. When the memory control device is deactivated and re-activated, the controller is further configured to read a voltage distribution of the first memory block to determine a deactivation interval, and determine a reference time according to the deactivation interval and an initial time, and the voltage distribution of the first memory block correspond to the data.
Bibliography:Application Number: US201916679476