Processors having virtually clustered cores and cache slices

A processor of an aspect includes a plurality of logical processors each having one or more corresponding lower level caches. A shared higher level cache is shared by the plurality of logical processors. The shared higher level cache includes a distributed cache slice for each of the logical process...

Full description

Saved in:
Bibliographic Details
Main Authors Bubien, David, Ganesh, Brinda, DeLano, Eric, Hum, Herbert H, Vash, James R, Erlanger, Scott J, Carlson, Richard L, Dehaemer, Eric J, Sebot, Michelle M, Kumar, Ganesh, Puthiyedath, Leena K, Moga, Adrian C
Format Patent
LanguageEnglish
Published 07.07.2020
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A processor of an aspect includes a plurality of logical processors each having one or more corresponding lower level caches. A shared higher level cache is shared by the plurality of logical processors. The shared higher level cache includes a distributed cache slice for each of the logical processors. The processor includes logic to direct an access that misses in one or more lower level caches of a corresponding logical processor to a subset of the distributed cache slices in a virtual cluster that corresponds to the logical processor. Other processors, methods, and systems are also disclosed.
Bibliography:Application Number: US201815947830