Methods and apparatus to compile instructions for a vector of instruction pointers processor architecture to enable speculative execution and avoid data corruption

Methods, apparatus, systems, and articles of manufacture to compile instructions for a vector of instruction pointers (VIP) processor architecture are disclosed. An example method includes identifying a strand including a fork instruction introducing a first speculative assumption. A basing instruct...

Full description

Saved in:
Bibliographic Details
Main Authors Zakirov, Marat, Rodchenko, Andrey, Shurygin, Boris V, Scherbinin, Sergey P, Matveyev, Pavel G, Maslennikov, Dmitry M, Chudnovets, Andrey, Astigeyevich, Yevgeniy M
Format Patent
LanguageEnglish
Published 01.10.2019
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:Methods, apparatus, systems, and articles of manufacture to compile instructions for a vector of instruction pointers (VIP) processor architecture are disclosed. An example method includes identifying a strand including a fork instruction introducing a first speculative assumption. A basing instruction to initialize a basing value of the strand before execution of a first instruction under the first speculative assumption. A determination of whether a second instruction under a second speculative assumption modifies a first memory address that is also modified by the first instruction under the first speculative assumption is made. The second instruction is not modified when the second instruction does not modify the first memory address. The second instruction is modified based on the basing value when the second instruction modifies the first memory address, the basing value to cause the second instruction to modify a second memory address different from the first memory address.
Bibliography:Application Number: US201514803896