Field-effect transistor placement optimization for improved leaf cell routability
A processor-implemented method for automatically generating a layout of a cell of a semiconductor circuit is provided herein. The processor-implemented method includes reading a netlist of the cell. The netlist includes a description of internal electrical nets connecting electrical components of th...
Saved in:
| Main Authors | , , , |
|---|---|
| Format | Patent |
| Language | English |
| Published |
27.08.2019
|
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | A processor-implemented method for automatically generating a layout of a cell of a semiconductor circuit is provided herein. The processor-implemented method includes reading a netlist of the cell. The netlist includes a description of internal electrical nets connecting electrical components of the cell with each other. The processor-implemented method assigning a weight to an internal net of the internal electrical nets and placing the electrical components in an area of the semiconductor circuit based on the netlist and the weight to generate the layout of the cell of the semiconductor circuit. |
|---|---|
| AbstractList | A processor-implemented method for automatically generating a layout of a cell of a semiconductor circuit is provided herein. The processor-implemented method includes reading a netlist of the cell. The netlist includes a description of internal electrical nets connecting electrical components of the cell with each other. The processor-implemented method assigning a weight to an internal net of the internal electrical nets and placing the electrical components in an area of the semiconductor circuit based on the netlist and the weight to generate the layout of the cell of the semiconductor circuit. |
| Author | Penth, Silke Werner, Tobias T Leefken, Iris Maria Stetter, Michael |
| Author_xml | – fullname: Leefken, Iris Maria – fullname: Werner, Tobias T – fullname: Penth, Silke – fullname: Stetter, Michael |
| BookMark | eNqNjDsOwjAMQDPAwKd3MAeoBLRLVhAVKwLmKrSOZMmJo8QgwenpwAGY3vCe3tLMokRcmEtHyGON3uOgoNnFQkUlQ2I3YMCoIEkp0McpSQQ_KQopywtHYHQeBmSGLE91D2LS99rMveOC1Y8rs-lOt-O5xiQ9ljRtI2p_v-62jW2tbQ_75p_mC3opOow |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences Physics |
| ExternalDocumentID | US10394994B2 |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_US10394994B23 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 13:10:40 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_US10394994B23 |
| Notes | Application Number: US201715586851 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190827&DB=EPODOC&CC=US&NR=10394994B2 |
| ParticipantIDs | epo_espacenet_US10394994B2 |
| PublicationCentury | 2000 |
| PublicationDate | 20190827 |
| PublicationDateYYYYMMDD | 2019-08-27 |
| PublicationDate_xml | – month: 08 year: 2019 text: 20190827 day: 27 |
| PublicationDecade | 2010 |
| PublicationYear | 2019 |
| RelatedCompanies | International Business Machines Corporation |
| RelatedCompanies_xml | – name: International Business Machines Corporation |
| Score | 3.2282937 |
| Snippet | A processor-implemented method for automatically generating a layout of a cell of a semiconductor circuit is provided herein. The processor-implemented method... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| Title | Field-effect transistor placement optimization for improved leaf cell routability |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190827&DB=EPODOC&locale=&CC=US&NR=10394994B2 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1JS8NAFH6Uut40KloXRpDcgiaZdDkEoVkoQhdtI72VySSFiialTRH_ve9NU-tFrzMwzLzwlnzzvW8A7qakeY6p2TBlSxg8iaXRtGxuCIGfeCp5Xaou126v3on409gZV-Bt0wujdEI_lTgiepREfy9UvJ5vQSxfcSuX9_EMh_LHcOT6evl3bNID3g3db7vBoO_3Pd3z3Gio915cuvHE4p63MVzvUBlNOvvBa5u6Uua_U0p4BLsDXC0rjqGSZhoceJuX1zTY75YX3hrsKYamXOJg6YXLE3gOiXZmrKkYrKBso8Q-mCJYEdzHcowEH2WLJcO6lM0UeJAm7D0VU0ZwPVvkq2Kt0v11CrdhMPI6Bu5y8mOSSTTcHsg-g2qWZ-k5sJhEhqxEthwhONYKopHYoplwx0ys2EwfLqD29zq1_yYv4ZDMS2iq1biCarFYpdeYjov4RtnxG2g8kPM |
| link.rule.ids | 230,309,786,891,25594,76904 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bT8IwFD4heME3RY3irSZmb4tuKwweFhN2CSoMFDC8ka7bEoxuhI0Y_72nZYgv-tomzXaac-nX73wFuImF5jmmZlXjLabSMOBqUzeoyhhuccxpg8su157f6Izp46Q-KcHbuhdG6oR-SnFE9CiO_p7LeD3fgFiO5FZmt8EMh9J7b2Q5SnE61sQD3qbitC130Hf6tmLb1nio-C-WuPHE4p62MVxvmXgkFDr77mtbdKXMf6cUbx-2B7hakh9AKUqqULHXL69VYbdXXHhXYUcyNHmGg4UXZofw7AnambqiYpBcZBsp9kEkwUrAfSTFSPBRtFgSrEvJTIIHUUjeIxYTAdeTRbrMVyrdX0dw7bkju6PiV05_TDIdDzc_ZBxDOUmT6ARIIESG9JC36oxRrBWYGRqsGdK6FuqBFt2dQu3vdWr_TV5BpTPqdafdB__pDPaEqQWyqpvnUM4Xy-gCU3MeXEqbfgNVpJPe |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Field-effect+transistor+placement+optimization+for+improved+leaf+cell+routability&rft.inventor=Leefken%2C+Iris+Maria&rft.inventor=Werner%2C+Tobias+T&rft.inventor=Penth%2C+Silke&rft.inventor=Stetter%2C+Michael&rft.date=2019-08-27&rft.externalDBID=B2&rft.externalDocID=US10394994B2 |