Method of fabricating a tamper-respondent assembly with region(s) of increased susceptibility to damage

Methods of fabricating tamper-respondent assemblies provided which include a tamper-respondent electronic circuit structure. The tamper-respondent electronic circuit structure includes a tamper-respondent sensor. The tamper-respondent sensor includes, for instance, at least one flexible layer having...

Full description

Saved in:
Bibliographic Details
Main Authors Long, David C, Peets, Michael T, Dangler, John R
Format Patent
LanguageEnglish
Published 23.04.2019
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:Methods of fabricating tamper-respondent assemblies provided which include a tamper-respondent electronic circuit structure. The tamper-respondent electronic circuit structure includes a tamper-respondent sensor. The tamper-respondent sensor includes, for instance, at least one flexible layer having opposite first and second sides, and circuit lines forming, at least in part, at least one tamper-detect network, such as one or more resistive networks. The circuit lines are disposed on at least one of the first side or the second side of the at least one flexible layer. At least one region of the tamper-respondent sensor is fabricated with increased susceptibility to damage from mechanical stress associated with a tamper event. The at least one region of increased susceptibility to damage facilitates detection of the tamper event by the tamper-respondent sensor.
Bibliography:Application Number: US201615249676