Method of manufacturing semiconductor devices by using sampling plans

A method of manufacturing semiconductor devices includes defining a sampling plan that contains position information about metrology sites on process wafers. A first property of the process wafers is measured to obtain measurement values at measurement points, wherein a quantity of the measurement p...

Full description

Saved in:
Bibliographic Details
Main Authors Roeßiger, Martin, Habets, Boris, Erley, Georg, Buhl, Stefan
Format Patent
LanguageEnglish
Published 19.03.2019
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A method of manufacturing semiconductor devices includes defining a sampling plan that contains position information about metrology sites on process wafers. A first property of the process wafers is measured to obtain measurement values at measurement points, wherein a quantity of the measurement points per process wafer is at least tenfold a quantity of the metrology sites. A sampling model that includes at least a wafer model is updated on the basis of the measurement values. The sampling plan is updated on the basis of an assessment of deviations of the measurement values from a current sampling model.
AbstractList A method of manufacturing semiconductor devices includes defining a sampling plan that contains position information about metrology sites on process wafers. A first property of the process wafers is measured to obtain measurement values at measurement points, wherein a quantity of the measurement points per process wafer is at least tenfold a quantity of the metrology sites. A sampling model that includes at least a wafer model is updated on the basis of the measurement values. The sampling plan is updated on the basis of an assessment of deviations of the measurement values from a current sampling model.
Author Erley, Georg
Buhl, Stefan
Habets, Boris
Roeßiger, Martin
Author_xml – fullname: Roeßiger, Martin
– fullname: Habets, Boris
– fullname: Erley, Georg
– fullname: Buhl, Stefan
BookMark eNrjYmDJy89L5WRw9U0tychPUchPU8hNzCtNS0wuKS3KzEtXKE7NzUzOz0spTS7JL1JISS3LTE4tVkiqVCgtBksn5hbkgBgFOYl5xTwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrW4IDE5NS-1JD402NDAyNjExMDQyciYGDUATuI1gg
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID US10234401B2
GroupedDBID EVB
ID FETCH-epo_espacenet_US10234401B23
IEDL.DBID EVB
IngestDate Fri Jul 19 14:50:54 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_US10234401B23
Notes Application Number: US201615049495
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190319&DB=EPODOC&CC=US&NR=10234401B2
ParticipantIDs epo_espacenet_US10234401B2
PublicationCentury 2000
PublicationDate 20190319
PublicationDateYYYYMMDD 2019-03-19
PublicationDate_xml – month: 03
  year: 2019
  text: 20190319
  day: 19
PublicationDecade 2010
PublicationYear 2019
RelatedCompanies Qoniac GmbH
RelatedCompanies_xml – name: Qoniac GmbH
Score 3.2008445
Snippet A method of manufacturing semiconductor devices includes defining a sampling plan that contains position information about metrology sites on process wafers. A...
SourceID epo
SourceType Open Access Repository
SubjectTerms APPARATUS SPECIALLY ADAPTED THEREFOR
BASIC ELECTRIC ELEMENTS
CINEMATOGRAPHY
CONTROL OR REGULATING SYSTEMS IN GENERAL
CONTROLLING
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
ELECTROGRAPHY
FUNCTIONAL ELEMENTS OF SUCH SYSTEMS
HOLOGRAPHY
INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIRCHEMICAL OR PHYSICAL PROPERTIES
MATERIALS THEREFOR
MEASURING
MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS
ORIGINALS THEREFOR
PHOTOGRAPHY
PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES
PHYSICS
REGULATING
SEMICONDUCTOR DEVICES
TESTING
Title Method of manufacturing semiconductor devices by using sampling plans
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190319&DB=EPODOC&locale=&CC=US&NR=10234401B2
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_G_HzTquj8IIL0rWi3drQPRegXQ-g23Cp7G02agqJpWTvE_95L6Jwv-tYmENpL7i53-d0vAHfMLezCclwjZxwDlL5bGDjN1MisbPDAMGrmKnWRjIej1Hpa2IsOvG1qYRRP6KciR0SNYqjvjbLX1TaJFSpsZX1PX7GpfIznXqi30TF6N1xSeuh70XQSTgI9CLx0po-fPclQYGEs4aO53pHbaMmzH734siql-u1S4iPYneJoojmGDhcaHASbm9c02E_aA28N9hRCk9XY2GphfQJRoq59JmVBPjKxlrUJqtiQ1BLpXgpJ4VquSM6VFSD0i0h0O3ZnEj6OD9U7OqhTuI2jeTAy8MuWP2JYprPtTwzOoCtKwc-BUJP3Hccscjen1pDhhsLGd9bP5Ykn4_kF9P4ep_df5yUcSpFKxJXpXkG3Wa35Nbrght4o2X0D6qGLvg
link.rule.ids 230,309,786,891,25594,76903
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT4MwEL8s82O-KWrm_KqJ4Y3oNjbhgZjwFdSxLQ7M3giUkmgUlsFi_O-9Nsz5om-0TZpy7d311_7uCnBN9WyQqZqupJQhQOnpmYLTnCixGvdvKaJmJo4u_PHQC9XH-WDegLd1LIzIE_opkiOiRlHU90rY68XmEMsW3MryJnnFquLeDQxbrtExejdcUrJtGs50Yk8s2bKMcCaPnw2eoUBFLGGiud66Q0gooNKLyaNSFr9dirsP21PsLa8OoMFyCVrW-uU1CXb9-sJbgh3B0KQlVtZaWB6C44tnn0mRkY84X_HYBBFsSErOdC9ynsK1WJKUCStAki_C2e3YHHP6OH4s3tFBHcGV6wSWp-DIoh8xROFs8xP9Y2jmRc7aQJIu62laN0v1NFGHFDcUAyzTXspvPClLT6Dzdz-d_xovoeUF_igaPYyfTmGPi5ezr7r6GTSr5Yqdozuukgshx2-YYo6o
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Method+of+manufacturing+semiconductor+devices+by+using+sampling+plans&rft.inventor=Roe%C3%9Figer%2C+Martin&rft.inventor=Habets%2C+Boris&rft.inventor=Erley%2C+Georg&rft.inventor=Buhl%2C+Stefan&rft.date=2019-03-19&rft.externalDBID=B2&rft.externalDocID=US10234401B2