3D vertical FET with top and bottom gate contacts

A semiconductor device includes a vertical transistor having a gate structure disposed about a channel region thereof. The vertical transistor has a top side above the gate structure and a bottom side below the gate structure. The top side includes metallization structures having a connection to the...

Full description

Saved in:
Bibliographic Details
Main Authors Anderson, Brent A, Chu, Albert M
Format Patent
LanguageEnglish
Published 11.09.2018
Subjects
Online AccessGet full text

Cover

Loading…