Apparatus and system for improvingbranch prediction throughput by ski pping over cachelines without branches

According to one general aspect, an apparatus may include a branch prediction circuit configured to predict if a branch instruction will be taken or not. The apparatus may include a branch target buffer circuit configured to store a memory segment empty flag that indicates whether or not the memory...

Full description

Saved in:
Bibliographic Details
Main Authors GOVINDAN, MADHU SARAVANA SIBI, TKACZYK, MONIKA, CHANGWATCHAI, WICHAYA TOP, ZURASKI, GERALD DAVID, ZOU, FUZHOU, NGO, ANHDUNG
Format Patent
LanguageChinese
English
Published 01.08.2023
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Be the first to leave a comment!
You must be logged in first